Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what are the questions on DRC and LVS?

Status
Not open for further replies.

gksivas

Member level 2
Joined
Apr 29, 2008
Messages
49
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,580
Hi to all,

In any job description, they mentioned DRC and LVS. They want the candidate who is good in DRC and LVS.

What r the questions to ask about DRC and LVS in interviews. please anybody answer to this question.[/b]
 

PaloAlto

Full Member level 4
Joined
Oct 8, 2007
Messages
194
Helped
35
Reputation
70
Reaction score
9
Trophy points
1,298
Location
Cádiz, Spain
Activity points
2,506

rajkumaru

Member level 5
Joined
Jul 11, 2006
Messages
83
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Location
Bangalore(INDIA)
Activity points
1,692
Hello,
Question on DRC and LVS is nothing but question about layout. This can be anythings like how to draw the layout for pmos, nmos, nand, nor, resistor, capacitor, gaurd ring. If you have better understanding of above then you will care how to avoid DRC and LVS problem while drawing layout

Added after 28 seconds:

Hello,
Question on DRC and LVS is nothing but question about layout. This can be anythings like how to draw the layout for pmos, nmos, nand, nor, resistor, capacitor, gaurd ring. If you have better understanding of above then you will care how to avoid DRC and LVS problem while drawing layout
 

layoutmaster

Full Member level 3
Joined
Mar 18, 2008
Messages
181
Helped
40
Reputation
80
Reaction score
9
Trophy points
1,298
Activity points
2,341
As mentioned before, you are a guy good in DRC and LVS when you do your layout considering in advance the DRC and LVS rules associatad with the process you're working on.

That way, once your job is finishing, you'll have a really short time debugging both checks (or, as an ideal case, you'll be able to get a clean check in your first run) because of your previous strategy focused on DRC adn LVS. Hope this help to clarify.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top