Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the implications of absolute maximum voltage of a device

Status
Not open for further replies.

matrixofdynamism

Advanced Member level 2
Joined
Apr 17, 2011
Messages
593
Helped
24
Reputation
48
Reaction score
23
Trophy points
1,298
Activity points
7,681
Lets say a device as an absolute maximum voltage of 7V. Does this mean that running it at 7.1V or 7.2V would destroy it, even if this this is done for a few seconds. What if the chip is used at a higher voltage than absolute maximum for just a few seconds?

I haven't done this yet but want to know from other people that have tried running something above the absolte maximum voltage,
 

Some absolute maxima are fuse link or power based, which varies with design margin.

Others are trigger levels,that cause internal SCR mode failures and following self destruction in seconds with sufficient power.

Neither design is acceptable in practise. but sometimes it just wounds the chip, so it appears to,work after.
 

Hi,

often you may find something like this in datasheets:

Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.


(from a Linear Technology device datasheet)

Klaus
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top