Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the differences between these NOT gates ?

Status
Not open for further replies.

mabauti

Member level 4
Joined
Oct 24, 2006
Messages
72
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,699
not gates

what are the differences between these NOT gates ?

**broken link removed**
 

Re: not gates

The first gate has the input inverted then passed through the buffer while for the second the input is buffered then output is inverted. Both of them are VALID NOT gate symbols.
The first one protection is done at the input while for the second protection is done at the output. Inversion of signals can be used to protect against signals with higher values than the expected (usually +5V).
 

    mabauti

    Points: 2
    Helpful Answer Positive Rating
Re: not gates

A CD4069 is a package of six Cmos Logic Inverters. They are not called Not Gates.
They are an N-channel Mosfet and a P-channel Mosfet connected as a push-pull inverter with input protection diodes to each supply.

The datasheet shows the normal way of drawing a Logic Inverter.
 

Re: not gates

mabauti,
Functionally there is no difference. The two different symbols are used for clarity. For example, if the input is an active low signal, it is clearer to use the symbol on the left to indicate that when the input is active, a logic "1" will appear on the output. The same reasoning is used for alternate symbols for other gates. For example, the standard symbol for a NAND gate is an AND gate with a bubble on the output. An equivalent symbol is an OR gate with bubbles on the inputs. If the output is active high, then it makes sense to use the alternate symbol to indicate that the output is active when a "0" is applied to either input. On the other hand, if the ouptut is active low, then it makes sense to use the standard sysmbol to indicate that the output is active when a 1 is applied to all the inputs (input a AND input b AND input c ...). There are times when these rules do not apply, in which case, the standard symbol is usually used.
Regards,
Kral
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top