Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can find quite a few things by doing the following two google searches:
"dcm pll difference"
"pll mmcm difference"
Those are just the evolution in clock management from DCM to PLL to MMCM in xilinx parts. For that matter, you could check the datasheets for the 6 vs 7 series xilinx devices. In the clocking resources there's tons of info on precisely this.
(blatantly copied from my reply to another thread )
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.