Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have few points,
1. Leakage : Since memory is a charge storing element.
2. Speed : How fast read/write operations are done. How many clock cycles does it requires to complete one read/write operation.
3. During layout how much area does it take (depending on size of memory)
The static memory are composed of bit cell-block , address decoder block and sense amplifier block and read/write io block . The constraint on the memory are timing / power/ area . So as a designer your job is to achieve the goal under those constraints with different architecture and circuits .