Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are tap cells ?

Status
Not open for further replies.

deh_fuhrer

Full Member level 5
Joined
Jul 25, 2006
Messages
279
Helped
46
Reputation
92
Reaction score
18
Trophy points
1,298
Activity points
2,874
What are Tap Cells.Could somebody please explain the use of tap cells.
 

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
297
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,466
tap cells for latch up

tapping is done to avoid latch up effect......hope u know latch up effect...

so for that n tap is connected to p transistor....by connecting p tap over VDD

similarly for p tap ....is connected to n transistor....connected to VSS...

hope this helps,

Prasad
 

eternal_nan

Full Member level 3
Joined
Mar 10, 2003
Messages
156
Helped
26
Reputation
52
Reaction score
11
Trophy points
1,298
Location
eternity
Activity points
1,412
Tap Cells

I guess you can also say that well taps are placed in order to ensure the substrate/well is kept at vdd/gnd potential or very close to it. Switching circuits dump current into well/substrate and if there is a high resistance between substra/well and the vdd/gnd grids the substrate can be at different potential than vdd/gnd (this cause potential latchup and all sorts of other effects). More taps reduces the resistance.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top