Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are IP Cores (Xilinx) and how can I use them?

Status
Not open for further replies.

Lykos1986

Member level 4
Joined
Jan 30, 2006
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,876
What is IP Cores (Xilinx) and how can I use them?
 

gliss

Advanced Member level 2
Joined
Apr 22, 2005
Messages
692
Helped
75
Reputation
150
Reaction score
16
Trophy points
1,298
Activity points
5,892
xilinx coregen examples

IP Cores are Intellectual Property Cores. They are blocks or modules that have been designed and tested for a specific function such as processors, ethernet interfaces and RAM controllers.
Soft IP cores are in the form of HDL and typically have some kind of license associated with them (GPL or proprietary). Hard cores are synthesized blocks that can be instatiated, placed in your design.
The Xilinx specific cores from Xilinx cost money:
**broken link removed**

You can find free IP cores on sites like Opencores.
https://www.opencores.org/
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
tutorial xilinx ip

Hard IP cores are already fabricated in the fpga. these will not account for any fpga programmable resources. These IPs, even if used or not used, will be a part of FPGA unlike soft IPs. Soft IPs can be synthesized and these will be programmed in the fpga.
 

Lykos1986

Member level 4
Joined
Jan 30, 2006
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,876
xilinx ip coregen manual

First of all thanks for the answers.

I have installed the Xilinx Xeb pack 8.1. Did you have any manual – tutorial – e-book about IP Cores and Xilinx Program? Also I have a Spartan 3 development board.
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
ip tutorial core xilinx spartan 3 board

**broken link removed**

Hi,
open any of the examples in the 7.1 and look for the read me file, it explains how an IP can be added to your existing design. hope this helps.
 

Lykos1986

Member level 4
Joined
Jan 30, 2006
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,876
generate ip cores xilinx

Now I have a new problem. When I use the Xilinx Core Generator (Xilinx WebPack 8.1i) and i am trying to generate a core the program says to me...

What i have to do?
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
xilinx ip cores tutorial

i think ur installation directory has a space in it. its not supported by the tool. thats the problem
 

    Lykos1986

    Points: 2
    Helpful Answer Positive Rating

Lykos1986

Member level 4
Joined
Jan 30, 2006
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,876
Re: Xilinx IP Cores

Ok, I have created the logic core but what about now? How can use that core in any VHDL project?
 

mwmah

Newbie level 3
Joined
Mar 11, 2006
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
Re: Xilinx IP Cores

Don't forget when using Xilinx IP Cores from Coregen, to include the xilinxcorelib library.
 

Lykos1986

Member level 4
Joined
Jan 30, 2006
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,876
Re: Xilinx IP Cores

Yes, but what sub-library of the xilinxcorelib library???????

For example:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; < - - - - - -
use IEEE.STD_LOGIC_ARITH.ALL; < - - - - -
use IEEE.STD_LOGIC_UNSIGNED.ALL; < - - - - - -



We dint have any manual or a tutorial about IP Cores and how I can use them in a VHDL project???
 

EDALIST

Full Member level 2
Joined
Nov 27, 2004
Messages
131
Helped
12
Reputation
24
Reaction score
0
Trophy points
1,296
Activity points
992
Re: Xilinx IP Cores

xilinx will usually generate an edif file .edn, .edf
you also get a wrapper file .vho, vhd that allows you to use the core in your design.
when adding the wrapper file to xilinx ise project, it will put a question mark around it, you can leave it like this or add an .xcf file to it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top