Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Regular STA (Static Timing Analysis) propagates cell and wire slews and delays to calculate the timing slack on paths
SSTA (Statistical Static Timing Analysis) propagates delay distributions to calculate cell the delay (mean and sigma) of timing paths.
What advantages you get :
The margins used for SSTA will only need to account for other components such as IR and fab-to-fab mismatch.
where as STA , need to consider process variation apart from the above margins. these process variations will be diferent for each run, which we can avoid with SSTA.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
