Dec 18, 2008 #1 Mkanimozhi Full Member level 4 Joined Aug 8, 2007 Messages 193 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,296 Activity points 3,445 level triggering Hi, wat is level triggering of a clock, how to write a code in vhdl,some one pleae give me some example. regards kanimozhi.m
level triggering Hi, wat is level triggering of a clock, how to write a code in vhdl,some one pleae give me some example. regards kanimozhi.m
Dec 18, 2008 #2 lordsathish Full Member level 5 Joined Feb 11, 2006 Messages 246 Helped 33 Reputation 66 Reaction score 3 Trophy points 1,298 Location Asia Activity points 2,698 Re: level triggering Hi... Level triggering is nothing but Latches, process (enable, data_in) begin if enable = '1' then q <= data_in; end if; end process;
Re: level triggering Hi... Level triggering is nothing but Latches, process (enable, data_in) begin if enable = '1' then q <= data_in; end if; end process;
Dec 18, 2008 #3 R ring0 Member level 3 Joined Nov 10, 2008 Messages 60 Helped 5 Reputation 10 Reaction score 0 Trophy points 1,286 Location Moscow, Russia Activity points 1,606 Re: level triggering I guess you mean a level-sensitive latch (which passes input signal to output when clock signal is '1' and holds previous value when clock is '0'). VHDL description of latch: Code: process (CLK,DIN) is begin if CLK='1' then DOUT<=DIN; end if; end process;
Re: level triggering I guess you mean a level-sensitive latch (which passes input signal to output when clock signal is '1' and holds previous value when clock is '0'). VHDL description of latch: Code: process (CLK,DIN) is begin if CLK='1' then DOUT<=DIN; end if; end process;
Dec 18, 2008 #4 lordsathish Full Member level 5 Joined Feb 11, 2006 Messages 246 Helped 33 Reputation 66 Reaction score 3 Trophy points 1,298 Location Asia Activity points 2,698 Re: level triggering Why do you want to go for a level triggered latch, I guess these are the least wanted in a good logic design.
Re: level triggering Why do you want to go for a level triggered latch, I guess these are the least wanted in a good logic design.