Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

wanna time domain equalization ?

Status
Not open for further replies.

shockie

Advanced Member level 4
Joined
Jul 10, 2002
Messages
100
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
500
Anybody know about the time domain equalization in details. Would you like to give me some useful material or nice link. Tks.
 

flatulent

Advanced Member level 5
Joined
Jul 19, 2002
Messages
4,629
Helped
489
Reputation
980
Reaction score
150
Trophy points
1,343
Location
Middle Earth
Activity points
46,689
all pass networks

Time domain equalization is done by using "all pass networks." These are a quad of two left half plane poles and two right hand plane zeros. (You can also use a real LHP pole and RHP zero pair for frequencies near DC.) These produce a time delay near the pole frequency without any amplitude changes. You adjust the real and imaginary parts of the pole-zeros to push up the minimum delay portions of your network. Thre is no easy way to select the optimum parameters. CAD programs do a trial and error method.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top