Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vth problem in cadence

Status
Not open for further replies.

Karthikeya

Advanced Member level 4
Joined
Jan 9, 2005
Messages
103
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Activity points
987
hi
in .018u process when i decreased L of nmos from 0.54u to 0.18u the Vth increased by abt 100mV ...i dont understand why??? i thought the trend shud be the other way...
plz hlp
 

.018u process ? is it 0.18u?

for AMIS0.5u, if u increase L, Vt will be increased for both PMOS and NMOS, maybe u need to find out what your process defines.
 

how do i chk tht in cadence

thnkz
 

u can find the exact vth in your model file.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top