Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vt variation when we do merging in analog layouts

Status
Not open for further replies.

Anand Cool B

Member level 2
Member level 2
Joined
Jan 13, 2014
Messages
47
Helped
7
Reputation
14
Reaction score
8
Trophy points
1,288
Visit site
Activity points
1,574
Hello
Please anyone can u say me why there will be Vt variation.When we do merging in analog layouts and because of merging the curent direction changes from drain to source in each transistor but how does the Vt vary from one transistor to another.Why is it necessary to keep the current directions same if Vt should not vary.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top