Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Voltage level conditioning

Status
Not open for further replies.

martin_t

Newbie level 6
Joined
Dec 23, 2013
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Buenos Aires, Argentina
Activity points
113
Hello all.
I have a question that someone might be able to help me with.
I'm designing a device whose input will be 36-0 Vdc (on and off).
That will go into a NAND gate (4093).
The thing is that the gate accepts 15 Vdc tops at its input.
Besides a simple voltage divider, can anyone think of another alternative. I thought of using an optocoupler (I know they share the same ground and that they are at same potential), but besides this, can anyone think of a more "elegant" solution?
Thanks very much in advance.

Martín
 

The most elegant solution is the resistive potential divider, costs are in pence. Remember to limit the high voltage to Vcc. If you are after high speed you could compensate it.
Frank

Thanks for your reply Frank.
So basically a voltage divider will do?
Maybe followed by a zener or a TVS diode?
I'm concerned since 36 Vdc will be going into this cmos gate and I was thinking of some sort of protection.

Martín
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top