Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Vlsi implementation of digital delay locked loop(DLL)

Status
Not open for further replies.

blowfish

Member level 4
Joined
Jul 20, 2006
Messages
77
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
1,829
Hi,

I require some design concepts and techniques involved in vlsi (vhdl/verilog with FPGA ) implementation of digital delay locked loop.Generally digital DLL consists of following components.
I.Phase detector
II.Digitally controlled delay unit
III. Digital controller

I am trying to use a Up/Down counter for the digital controller to produce digital control words, digital phase detector circuit using some flip flops with gates and flip flops (d flip flops) as individual delay unit blocks. Will this work corrcetly. Necessary suggestions and solutions will be appreciated .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top