Nobody here can debug it, we don't have your PC with the code and environment you have, besides you don't even mention which vendor's decoder you are using.
Do you have a testbench?
Did you run the simulation?
If there is any HDL code produced by the IP generation did you trace the output back through the simulation?
Do you have a clock?
Did it come out of reset, or is the polarity of the reset correct?
Or is this a case of generate IP, synthesis, place-n-route, download to FPGA, Oh, it doesn't work!