Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

vhdl verilog which is best

Status
Not open for further replies.

diablo39

Newbie level 4
Joined
Sep 24, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,381
hello


I have used xillinix to build 4 bit alu with self testing using bist, but i used schematic design window, and only simulated within software package.

It seems like schematic design is not used much for design, but VHDL OR verilog is used.

Why are these two systems used what are the advantages over schematic design, also which is preferred laungauge in indrustry, or which is the best to learn for indrustry requirments verilog or vhdl or is now c being used.
 

Asking if VHDL or Verilog is better, is like asking if an apple is better than an orange. At the end of the day, some prefer apples, some prefer oranges, but they are both nutritious and good for you.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top