Hi guys
can any one tell me how different is verilog from vhdl. i have been using vhdl for quiet a while and now i want to learn verilog. are they totaly diff or my vhdl understanding will be helpfull to learn....
verilog and vhdl are not that different but the syntax will change as the language is changing and u can read verilog synthesis by samir palnitkar or book by cillette on verilog these two r the best books for verilog