VHDL/Verilog code help!!!

[sudan]

Hi everyone,

I am doing my project 'Image compression implementing in FPGA' . If anyone having VHDL or Verilog code for this (using any algorithm) Please send me to
sudan_1k89@yahoo.in

sudan

 

[amraldo]

There is a JPEG encoder project @ https://opencores.org/project,mkjpeg.
It could be of a great help to you.
--
Amr Ali

 

[sudan]

Re: VHDL code doubt !!

Hi ,
It is helpful Amr. One more question...

Can we read inputs from a file ? for that any VHDL comments are present ? Please help....


Sudan

 

[amraldo]

I do not get your question Sudan!!
--
Amr Ali

 

[sudan]

Hi Amr,

Suppose we are designing an encoder. For that we have to give input at the simulation time or real time through key board. My question is , I am having a binary data in a file. I want to encode the binary file using the encoder in the simulation automatically. Is it possible ???

Sudan

 

[amraldo]

Yes it is possible, and you can read your data from an image file to your encoder and write the output into an image file again.

You will have to use the textio library.

--
Amr Ali

 

[sudan]

Hai Amr,


Can you give an example code for that. Please ???

Sudan

 

[amraldo]

Check this post
Also you can interface verilog with any C code that does that using PLI.
--
Amr Ali

 

[rajsrikanth]

check for the site opencores.org

useful one

 

[nitasu]

hi everyone, i am doing my project 'image compression implementing in fpga' . if anyone having vhdl code for this (using any algorithm) please send me to nitasujena@yahoo.in.thanks

 

[amraldo]

Check the link above in the post.
--
Amr Ali