Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
C is a sequential language
Vhdl describes parallel logic .So is concurrent .
In order to map sequential statements to concurrent logic .You need a Logic Synthesys tools .These like Catapult are very expensive .There are some toy projects here and there .But nothing really fancy ..Catapult is a serious tool but costs around $30.000 . With other tools you have to program in C using some programming paradigm that can be translated to Vhdl .It is never a ANY C code type translator .