Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL testbench problem

Status
Not open for further replies.

calvinngu

Newbie level 3
Joined
Sep 12, 2007
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
malaysia
Activity points
1,301
Hi,

Can anyone tell me how to write testbench for clock with offset.
Here is my test bench

process
begin
clk1 <= '1'; wait for 10ns;
clk1 <= '0';wait for 10ns;
end process;

process
begin
clk2 <= '0';(other signal);wait for 5ns;
clk2 <= '1';(others signal);wait for 10ns;
clk2 <= '0';(others signal);wait for 10ns;
...until 100 000 loop.
end process;

can anyone got way to write clk2 as too tire to write every change of clk2 and this way make the code so long.

Hope to see everyone reply soon.

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top