Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL testbench of a Verilog netlist

Status
Not open for further replies.

int19

Newbie level 6
Joined
May 28, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,360
I hope someone can help me.
I wrote a VHDL testbench but after the place&route process the netlist is a Verilog one. So, when I try to compile the project NCSim find errors like this:

ncelab: *E,CFMPMC (../topPAD.v,1149131|14): Port direction (Verilog) and mode (VHDL) are not compatible - inout/in.
inout clk200;

All the ports that in the Verilog netlist appear as INOUT type were of IN type in the RTL level VHDL.
Anyone knows some solution?
 

aji_vlsi

Advanced Member level 2
Joined
Sep 10, 2004
Messages
646
Helped
85
Reputation
170
Reaction score
12
Trophy points
1,298
Location
Bangalore, India
Activity points
4,950
My guess is you have a component declaration in VHDL that uses IN mode. But why are all ports INOUT in netlist? You should fix that first.

Show us the Verilog module port list, VHDL component declaration for more help

Ajeetha, CVC
www.noveldv.com
 

int19

Newbie level 6
Joined
May 28, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,360
Thanks for your answer. I'm very sorry but I made some mistake.
Effectively the ports I thought to be IN were INOUT, I had an old version of vhdl.
Thanks again.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top