VHDL Programming, define a specific variable

[karan1207]

please can you suggest how in VHDL I can define a variable which is visible in multiple processes of different components,, for example, I need a common CLK

 

[amraldo]

Re: VHDL Programming

For every component, you will define a clock input.
When you connect blocks, you will connect the same clock signal for every block.
--
Amr Ali

 

[karan1207]

Re: VHDL Programming

I have defined aclock input for every component, but how do i connect the clk. could u elaborate please. do i need to define the variable clk in the main program as global. how to do it?

 

[amraldo]

Re: VHDL Programming

Using the component keyword and pin assignment
--
Amr Ali