Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VHDL of Memory arrays

Status
Not open for further replies.

kongruxue

Newbie level 6
Joined
Apr 13, 2012
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
Hi , I have to write VHDL code of a memory.

the function is :
there just 2 states,read and write.
if we=1 , the data is wrote into the memory, otherwise it always shows read state ,that means the data_out shows the data which are stored in the memory.

There 5 input:
clock, enable, write(we), data_in (width of d bit),address (width of c bit)
and one output :
data_out (width of d bit)



I have to use unit of memory cell which can only save 1 bit (I was told to use RS-flip flop which I don’t know how) and unit Demux to build the whole memory. Without use ram block which already in FPGA existed.

Does anyone can help me or give me some ideas?
 

gongdori

Full Member level 2
Joined
Mar 7, 2012
Messages
133
Helped
21
Reputation
42
Reaction score
19
Trophy points
1,298
Activity points
2,035
If you have Xilinx ISE or Altera Quartus II, you can get templates of VHDL, Verilog building blocks from the tool.
Here is an example for flipflop:

Code:
process (<clock>)
begin
   if <clock>'event and <clock>='1' then  
      if <reset>='1' then   
         <output> <= '0';
      else
         <output> <= <input>;
      end if;
   end if;
end process;
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top