Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL netlist compilation error- @E: CD708 :xxx.vhd|Not a concurrent statement

Status
Not open for further replies.

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
VHDL netlist.

Hi,

In libero, I wrote a verilog code and generated VHDL netlist of the code and connected VHDL netlist to another VHDL project.

However, synplify gives the following error message after long compilation .

@E: CD708 :"C:\AAAAA\XXXXX.vhd":82:22:82:35|Not a concurrent statement.

does anybody have an idea..?
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,091
Helped
2,078
Reputation
4,175
Reaction score
2,036
Trophy points
1,393
Activity points
39,387
VHDL netlist.

not without seeing the code. Looks like a syntax error.
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

vipinlal

Full Member level 6
Joined
Mar 8, 2010
Messages
358
Helped
76
Reputation
152
Reaction score
60
Trophy points
1,308
Location
India
Activity points
3,187
Re: VHDL netlist.

Does the code work in simulation?

If you cant post the code,try to give the block diagram of the project.It may help.

--vipin
https://vhdlguru.blogspot.com/
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Re: VHDL netlist.

Veriliog code itself has been tested and post simulation results have been passed. I added several blocks and it gives same message to all modules without exception....



Modules are connected through the amba AHB bus ...
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,091
Helped
2,078
Reputation
4,175
Reaction score
2,036
Trophy points
1,393
Activity points
39,387
VHDL netlist.

just because the verilog works, doesnt mean the generated VHDL is correct.

The error sounds like a syntax error. Please post the code.
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

vipinlal

Full Member level 6
Joined
Mar 8, 2010
Messages
358
Helped
76
Reputation
152
Reaction score
60
Trophy points
1,308
Location
India
Activity points
3,187
Re: VHDL netlist.

In your system is it possible to remove some blocks and try to do the synthesis. What I mean is, is it possible to locate the module which is giving error by isolating it in the synthesis.
Also check for any prior warnings.There may be hint in those warnings.

--vipin
https://vhdlguru.blogspot.com/
 

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Re: VHDL netlist.

Iwill check it...

..There are no prior messages btw...
 

devas

Full Member level 2
Joined
Jun 16, 2009
Messages
129
Helped
42
Reputation
84
Reaction score
11
Trophy points
1,298
Activity points
2,004
Re: VHDL netlist.

Have a look in the file XXXXX.vhd at line 82 and check this line.
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
VHDL netlist.

That line is the instantiation of the netlist... like

Inst_0 : my_istance
 

TrickyDicky

Advanced Member level 5
Joined
Jun 7, 2010
Messages
7,091
Helped
2,078
Reputation
4,175
Reaction score
2,036
Trophy points
1,393
Activity points
39,387
VHDL netlist.

Well the compiler is correct - that is not a concurrent statement. So there is still a problem with the code.

Is that line inside a process or a function?
you need to post more code around the error line please
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
49,160
Helped
14,393
Reputation
29,050
Reaction score
13,144
Trophy points
1,393
Location
Bochum, Germany
Activity points
283,322
Re: VHDL netlist.

that is not a concurrent statement
A component instantiation is a concurrent statement.

But there are various reasons why a "VHDL netlist" (I guess, it's a *.vho file) may be not accepted as design entity.
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

permute

Advanced Member level 3
Joined
Jul 16, 2010
Messages
923
Helped
295
Reputation
590
Reaction score
268
Trophy points
1,343
Activity points
8,543
VHDL netlist.

I suspect either:

1.) you forgot something on the line above this one, and the error is reported on this line.
2.) you didn't declare "my_istance". eg, there should be a package or a component delaration somewhere. If this is autogen, it might not have included this.

and its likely the latter. After all, if my_inst isn't defined, the line could be multiple things. That would make a more discriptive error difficult for the parser to report.
 

    titanic

    Points: 2
    Helpful Answer Positive Rating

titanic

Newbie level 6
Joined
Jun 23, 2010
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,364
Re: VHDL netlist.

Hi,

thanx for the replies... I could fix it...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top