vhdl code for introducing one sample delay

Status
Not open for further replies.
K

kannan2590

Member level 4
Joined
Sep 1, 2012
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
india
Activity points
2,321
i have a sample of 28 bits in the input.i need a vhdl code which gives exactly one sample delay.
 

process (<clock>)
begin
if rising_edge(<clock>) then
<output> <= <input>;
end if;
end process;
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…