Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL code for 8-bit synchronous reset register

Status
Not open for further replies.

manojsainadh

Newbie level 1
Joined
Jun 27, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
I want to write a vhdl code for 8-bit synchronous reset register. Please help me out friends.
 


Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
Process(clk)
Begin
 if rising_edge(clk) then
    if reset='1' then
      op <= x"00";
    else
      op <= ip;
    end if
  end if;
End process



Can't you use google?
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top