shaiko
Advanced Member level 5
Hello,
Does VHDL 2008 have special syntax to invert a bus of data like this?
Does VHDL 2008 have special syntax to invert a bus of data like this?
Code:
invert_bus: for index in data_in ' range
generate
data_out ( index ) <= not data_in ( index ) ;
end generate ;