Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL 2008 - ALL in Process Sensitivity List

Status
Not open for further replies.

ravics

Advanced Member level 4
Joined
Sep 1, 2010
Messages
116
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Location
Shangri-la
Activity points
1,852
I've come across keyword ALL to use in VHDL sensitivity list similar to * in verilog. I believe its added in VHDL-2008 features. However, when I use it, compiler throws an HDL Parsing error. Do I need to add any specific libraries to compile with Xilinx ISE native HDL Compiler?
 

No.
I dont think ISE supports VHDL 2008 yet. Vendors can be a bit slow getting up to date.
 
  • Like
Reactions: ravics

    ravics

    Points: 2
    Helpful Answer Positive Rating
anyway try selecting the option "VHDL-200x" instead of vhdl-93 in xilinx ISE project settings.
 
  • Like
Reactions: ravics

    ravics

    Points: 2
    Helpful Answer Positive Rating
Thanks. Is it available in the newer versions of ISE? By any chance is VHDL dying?
 

Not that I know of - why do you think its dying?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top