Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Very good material on STA

Status
Not open for further replies.

mohdfayez

Junior Member level 2
Joined
Jun 29, 2007
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,417
Hi guyz, I have some very good material on STA, hope u find it useful
 

Thanks, it's easy to understand.
 

Dear Designers,

my 2 cents...


You will find a very good article regarding Static Timing analysis in the below mentioned link. In this you find good articles about falsepath, multicycle path and source synchronous paths explanations and scenarios.

https://www.vlsichipdesign.com/index.php/Chip-Design-Articles/statictiminganalysis.html

This article will discuss about the ways to solve setup and hold violations.
https://www.vlsichipdesign.com/index.php/Chip-Design-Articles/solvesetupholdviolation.html

The below mentioned article will discuss about the ways to model the onchip variation in Static timing analysis and qualify the design for robustness.
https://www.vlsichipdesign.com/index.php/Chip-Design-Articles/ocv.html

best regards,
vlsichipdesigner
https://www.vlsichipdesign.com
[ASIC chip design School for Free access]
 

It is very helpful. Thanks for sharing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top