Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

veriloga statement for alter

Status
Not open for further replies.

ranier

Junior Member level 1
Joined
Aug 24, 2005
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,446
hspice .alter verilog-a syntax

Hi

I'm doing simulation using hspice of synopsys.
I wanted to see the result which is generated by veriloga.
so I used below statement in veriloga module.

*********************
out_file = $fopen( "inl.dat" );
$fstrobe(out_file,"# Generated by hspice from `%M'");
$fstrobe(out_file,"The maximum inl measured is %f at code %d",max_inl, max_inl_code);
*********************

First time Result was good.
but when I used the .alter stament. inl.dat was made by last .alter condition.

How do I make all "alter" conditions result made by veriloga ?

Thank you in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top