optimuz
Junior Member level 1
- Joined
- Nov 7, 2011
- Messages
- 16
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Bangalore, India
- Activity points
- 1,392
Hi,
Anyone knows any software or scripts which can generate a verilog testbench for a Verilog design.
I am not looking for a tbgen which uses dumb files. But a testbench to do a RTL Vs Netlist simulation.
Where it can generate all input patters or combinations of corner cases and does a RTL - Netlist comparison.
You might have a suggestion of doing a formal verification with tools like Formality.
I cant use it because I am use some verilog constructs which Formality doesnt supports and my rtl is large were I cannot do a `ifdef synthesis approach.
Thanks,
Optimuz
Anyone knows any software or scripts which can generate a verilog testbench for a Verilog design.
I am not looking for a tbgen which uses dumb files. But a testbench to do a RTL Vs Netlist simulation.
Where it can generate all input patters or combinations of corner cases and does a RTL - Netlist comparison.
You might have a suggestion of doing a formal verification with tools like Formality.
I cant use it because I am use some verilog constructs which Formality doesnt supports and my rtl is large were I cannot do a `ifdef synthesis approach.
Thanks,
Optimuz