Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog Tasks and Functions vs Modules

Status
Not open for further replies.

blarsen

Newbie
Joined
May 12, 2014
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
1,281
I'm new to Verilog. I'm reading "A Verilog HDL Primer" by Bhasker along with other Verilog description sources. I have a question about tasks, functions, and modules. Why would you use a task or function within a module instead of just writing Verilog in a module
and then instantiate the module? I hope my question is clear. Thanks.
 

hi,
tasks and functions are like activities which are to be performed repeatedly. instead of writing code for them again and again, write a seperate code for it and call them whenever necessary any no.of times
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top