Apr 16, 2012 #1 N Nitya1 Newbie level 4 Joined Sep 18, 2011 Messages 6 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,281 Activity points 1,313 What does this error in Verilog mean while synthesizing a file & how to correct? Cannot perform synthesis because libraries do not have usable basic gates. [LBR-172]
What does this error in Verilog mean while synthesizing a file & how to correct? Cannot perform synthesis because libraries do not have usable basic gates. [LBR-172]
Apr 17, 2012 #2 G guguwuwu Newbie level 6 Joined Apr 10, 2012 Messages 12 Helped 1 Reputation 2 Reaction score 1 Trophy points 1,283 Activity points 1,342 It's difficult to identify the specific problems without codes.But you can look at the following URL first, and maybe it's usefull. https://www.edaboard.com/threads/240303/
It's difficult to identify the specific problems without codes.But you can look at the following URL first, and maybe it's usefull. https://www.edaboard.com/threads/240303/