Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verilog question: instantiation Always block

Thread starter Steve Dunn
Start date Jan 3, 2012

Status: Not open for further replies.

Jan 3, 2012

#1

S

Steve Dunn

Newbie level 3

in verilog how can i do instantiation Always block?

thanks,
steve
email: stevenbriandunn@gmail.com

Jan 5, 2012

#2

gck

Full Member level 3

hey Steve,

what exactly are you trying to do?
question is not clear.

Jan 6, 2012

#3

A

arunbv123

Newbie level 4

hi,
Are u looking for the syntax to write an always block? or to a module instantiation?

Status: Not open for further replies.

Similar threads

E
The question for Verilog math question
- Started by EDA_hg81
- Sep 8, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
R
error inside the always block due to module instantiation?
- Started by ryan1122
- Nov 16, 2021
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
X
Still have problem with understanding `include in Verilog
- Started by Xenon02
- Oct 2, 2023
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top