Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog question - do you use linting tools?

Status
Not open for further replies.

Z80

Full Member level 1
Joined
Feb 20, 2004
Messages
96
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,257
lint verilog unreachable register

Most Verilog preprocessors suck at error reporting if you ask me. For instance, once I mispelled the name of a net, and since the simulator I used considered it an implicit net declaration, it took me a few hours to track down the problem. So the need for linting tools (tools for source code analysis, possible error detection, etc). Do you use any?

PS: if one wants to post a HDL specific question (not programmable logic or asic specific), which is the most appropriate section?
 

Yes I agree with you!
I am using hal from Cadence. But Verix is too good linting tool. It does lot
more than just linting. I use Verix too.

-nand_gates
 

Yes, we need linting tools as well especially for verilog design. In most of the case, all the common mistake can be detected especially register size mismatch that could cause severe problem in system operation. I recommend nLint as linting tool.
 

Hi

nlinit from novas is a fine linting tool.

tnx
 

We use spyglass a very good tool for linting.
 

nLint from Debussy is a good tool to do this.
 

Except the nL1nt, Led@ from syn0psys is another good choice.
 

leda will give you many strange info. and make you puzzled.
 

0-In and Verisity are the best corporations which have different lint tool. 0-In works on Semi-formal Verification and Verisity works on Formal Verification. They have some lint tools which indicate syntax error, case uncomplete, if condition uncomplete, unreachable states and etc.

Regards,
KH
 

Yes, we always use lint tools to check coding style and

problems on DFT, SYN.




Z80 said:
Most Verilog preprocessors suck at error reporting if you ask me. For instance, once I mispelled the name of a net, and since the simulator I used considered it an implicit net declaration, it took me a few hours to track down the problem. So the need for linting tools (tools for source code analysis, possible error detection, etc). Do you use any?

PS: if one wants to post a HDL specific question (not programmable logic or asic specific), which is the most appropriate section?
 

Oops vry old topic ..but again hey is any of linting tool available for students ie free?/
 


Hi
Linting is important. Customer may ask to have the lint report :)
We use 0-in, Design Analyst.

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top