Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog code for FIR Filter

Status
Not open for further replies.

arunragavan

Advanced Member level 1
Joined
Jul 1, 2004
Messages
417
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
Activity points
5,030
fir filter verilog

Well guys can anyone gimme an example verilog code for FIR filter.. ive done n VHDL.. am not any good n verilog.. some one who can help me..
with regards,
 

adap

Member level 5
Joined
Feb 16, 2005
Messages
93
Helped
12
Reputation
24
Reaction score
1
Trophy points
1,288
Activity points
2,261
verilog code for fir filter

My opinion is that if you have a ready working code in VHDL then the best is to translate it in Verilog using a tool but better doing it by hand.
It's time consuming yes but if you take it line by line and using a Verilog book then you will have the benefit of learning Verilog too.
And from my experience you need to be familiar with both languages.
If you need any help with the translation we are here !!
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
fir filter vhdl code

it is not different to convert vhdl to verilog by using tools
better do it ur self then only u can understand both.
it is not difficult to do for HDL desigers.
try by urself
bye
 

GroundCtrl

Junior Member level 3
Joined
Aug 27, 2003
Messages
25
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,281
Activity points
250
fir verilog

Go to Xilinx appnotes web-page. There are huge of various examples. Several examples - are FIR filters for one- and two-dimentional signals.
 

realtek

Member level 5
Joined
Mar 15, 2004
Messages
89
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
874
verilog coding examples

in
h**p://www.@ltera.com/support/examples/verilog/ver_base_fir.html

the example use 3 altera IP(LPM)
is there any example only use RTL (no IP) to implement a simplest FIR?
 

jarodz

Full Member level 1
Joined
Mar 12, 2005
Messages
96
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,288
Location
Taiwan
Activity points
2,147
verilog fir

You can think the FIR is consisted of shift registers and multiplier-adders just as figured in the link.

For me, I will coding the all shift-registers in one always block and the remainder combination(*, +) in another always block(Today, the synthesis tool is very powerful, you can leave the effort of combination optimization, especailly mac to tool).

Regards,
Jarod
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top