Hi. I have been trying to simulate verilog ams with components coded in verilog, veriloga and analog (pdk given mos).
I have done it and can see the wave forms but there is a problem, the or gate coded in verilog doesn't switch in output waveform window. rest all other gates are fine.
the third waveform is supposed to be or of 1st and 2nd but it is not okay.
the peak voltage of pulse waveform which are inputs to verilog or is .85 V. is there any voltage above which only switching will occur?
I had previously done the same for not gate and it was working fine for 0.85 Volts too.
Or gate verilog code is fine and have verified it using test bench. What would be the possible reason for the wrong result.
I had previously done the same for not gate
and it was working fine for 0.85 Volts too.
Or gate verilog code is fine and have verified it using test bench.
I simply meant that if I generate symbol for a verilog code for not gate, it works fine. But when I try the same for or gate, waveforms at output do not switch. The first and second waveform in image in question is input to verilog or and third waveform is output which clearly doesnt react to input chages.
I am using connectlib full fast 18v for interfacing.