Verilog-A mixed signal cadence adc

Status
Not open for further replies.
L

lyko

Newbie level 2
Joined
Nov 19, 2007
Messages
2
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
China
Activity points
1,305
Verilog-A model for ADC

Dear All
It is posible to get a model of ADC using Verilog(including delay from clk to outputs and an input voltage to 10 or more bits binary numbers, even filter) Why is Verilog-A usually used in modelling ADC?
I am a beginner in Verilog-A. :-[
Thanks for your attention.
Lyko
 

Re: Verilog-A model for ADC

lyko said:
It is posible to get a model of ADC using Verilog(including delay from clk to outputs and an input voltage to 10 or more bits binary numbers, even filter)
Click to expand...
The Cadence ahdlLib contains several examples (veriloga models) with 8bit ADCs and DACs, including ideal ones and setUps for DNL and INL measurements. Extensions for higher resolution should be easy. Delays and/or filters can/must be attached externally (there are veriloga models available, too).

lyko said:
Why is Verilog-A usually used in modelling ADC?
Click to expand...
Because then you can simulate a system before the physical ADC is available.
 
Reactions: B_smith

    L

    lyko

    Points: 2
    Helpful Answer Positive Rating
    B

    B_smith

    Points: 2
    Helpful Answer Positive Rating
Re: Verilog-A model for ADC

Thanks! I'll do some practices
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…