Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verilog A ATE model to verify Analog BIST for RF

Status
Not open for further replies.
S

sparso

Member level 3
Joined
Dec 30, 2006
Messages
64
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,580
Has anyone here done an ATE model with Verilog A to verify Analog BIST for RF
chips?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top