Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verification Plan for FIFO

Status
Not open for further replies.

pralach

Newbie level 2
Joined
May 2, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
Hi
I have come across a interview question on FIFO, question is, how to write top level verification plan for asynchronous FIFO and what are test-case do you write to verify the DUT ? I would appreciate help on the same.

Regards
Pralach
 

sree205

Advanced Member level 1
Joined
Mar 13, 2006
Messages
454
Helped
58
Reputation
116
Reaction score
24
Trophy points
1,298
Activity points
4,417
some aspects which i can think about.

1. see if full and empty signals get asserted properly
2. try a read when its empty
3. try a write when its full
4. write and a read at the same time if possible

Added after 42 seconds:

check this page as well
 

    pralach

    Points: 2
    Helpful Answer Positive Rating

pralach

Newbie level 2
Joined
May 2, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,297
Thanks for quick response.I have one more questions.

1.My Understanding is that , the test-cases mentioned are trying to verify the depth of the FIFO and full/empty conditions.I would like to know how to verify frequency of write pointer and rd_pointer, to check whether write and read are happening on expected frequency of spec , I mean verifying the write and read frequencies ?

2.What is the significance of synchronous FIFO ( I mean if both write and read will happen on the same frequency as per definition of synchronous FIFO, why do we need the same as both writing and reading interface runs at same frequency ?
 

nsingh95

Member level 3
Joined
Mar 26, 2010
Messages
59
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Location
bangalore
Activity points
1,558
pralach said:
Thanks for quick response.I have one more questions.

1.My Understanding is that , the test-cases mentioned are trying to verify the depth of the FIFO and full/empty conditions.I would like to know how to verify frequency of write pointer and rd_pointer, to check whether write and read are happening on expected frequency of spec , I mean verifying the write and read frequencies ?

2.What is the significance of synchronous FIFO ( I mean if both write and read will happen on the same frequency as per definition of synchronous FIFO, why do we need the same as both writing and reading interface runs at same frequency ?

##################################################
Hi,
This all depends on the specification.You can operate FIFO with different conditions.May be your project requires simultaneous read/write operations.
See , to verify your read/write operations, you should have the clear picture of specification.
Some testplan can be.
1 .Write to n locations , read it back.
2 . write /read at the same time.
3. 1 & 2 with random data and address.
4. Fifo depth, fifo empty.
5 . What will happen if during write/read operation some interrupt occur in master device. And so on.
 

asicengineer1

Member level 2
Joined
Jan 16, 2007
Messages
47
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,593
To answer ur 2nd question, think of this scenario.

writing into the FIFO is being done with a burst of 8 and reading is done with bursts of 4 with a delay between 2 reads, which is not a multiple of the clock frequency you are using. In such a scenario, synchronous fifo will be used.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top