Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verifault-XL error: Skipping foreign Verifault task $fs_....

Status
Not open for further replies.

xxcxy

Newbie level 2
Joined
Nov 2, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
22
$fs_ verilog

Hi!

I have a Problem with my fault simulation.

First I created the schematic with the schematic-composer tool.

Next I did the Functional Simulation with Verilog-XL which works well. (I`m workin with the Verilog-XL Integration Control tool and a stimulus-file(test.verilog)).

Then I created a stimulus file called test.verifault (under a new run-directory), but when I`m compiling this file with the Integration tool I get for every Verifault-XL task in the stimulus file this message:

Skipping foreign Verifault task $fs_........

Is it possible that this has something to do with my .simrc-file

Thanks in advance for your help!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top