if I had a negative setup time of 10ps n positive hold time of 30ps n if my clk has transition at 0ps then
my data shud not change in between 10ps and 30ps !!! am i right????
SkyHigh said:if I had a negative setup time of 10ps n positive hold time of 30ps n if my clk has transition at 0ps then
my data shud not change in between 10ps and 30ps !!! am i right????
Yes. Your signal either experiences a bad clock skew that causes hold time violation or your logic might be taking much time that causes setup time violation, thus the logic requires re-timing or modification to make it finishes faster before it enters setup time of a new cycle.
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?
We use cookies and similar technologies for the following purposes:
Do you accept cookies and these technologies?