Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VCS error: Undefined system task call

Status
Not open for further replies.

edaboy8

Newbie level 2
Joined
May 17, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
1,299
VCS Error

I am trying to simulate testbench in VCS. It is a simple DFF testbench but some how vcs is giving me

Error [UST] Undefined system task call

undefined system task call to ' $vcdpluson ' error
Please recompile with '-debug _pp' compile time option.

I have defined $vcdpluson

initial
begin
$vcdpluson();
end


FYI - without vcdpluson everything works fine and i get simv working fine.

I would like to check waveforms...
Is it a license issue.
 

jimjim2k

Advanced Member level 3
Joined
May 17, 2001
Messages
996
Helped
23
Reputation
46
Reaction score
13
Trophy points
1,298
Activity points
7,270
VCS Error

Hi

two points you must be noticed.

1. In order to enable all the features of vcs, you will need to put the following statement at the very beginning of your "initial" block.

2. use vcs in with this command
vcs -RI -Mupdate -line verilog_files


tnx
 

edaboy8

Newbie level 2
Joined
May 17, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
1,299
Re: VCS Error

Hi

two points you must be noticed.

1. In order to enable all the features of vcs, you will need to put the following statement at the very beginning of your "initial" block.


Which two statements you are talking about?

2. use vcs in with this command
vcs -RI -Mupdate -line verilog_files

Should I copy this exactly in my command line?
"vcs -RI -Mupdate -line verilog_files"


This gives me "Unknown options passed " error

tnx
 

jassen

Newbie level 6
Joined
Jul 15, 2010
Messages
13
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Location
Chengdu,China
Activity points
1,334
You should do as the follow:
1. Add "-PP" in your vcs command, like this: vcs -Mupdate -PP ..
2. Add the below into your RTL testbench:
initial begin
$dumpfile("sim.vcd");
$dumpvars;
end

So you can get the wave file with name of sim.vcd
 

cvc

Member level 3
Joined
May 11, 2009
Messages
58
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Location
Bangalore India
Activity points
1,711
Re: VCS Error

Hi,
Your answer lies in your Question itself, read below:

edaboy8 said:
I am trying to simulate testbench in VCS. It is a simple DFF Error [UST] Undefined system task call

undefined system task call to ' $vcdpluson ' error
Please recompile with '-debug _pp' compile time option.


FYI - without vcdpluson everything works fine and i get simv working fine.

I would like to check waveforms...
Is it a license issue.
So re-run with: vcs -debug_pp file.v

Good Luck
TeamCVC
www.cvcblr.com/blog
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top