Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Variable size and referenced array in SystemVerilog using `ifdef

Status
Not open for further replies.

BartlebyScrivener

Member level 5
Member level 5
Joined
Feb 8, 2012
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
2,081
I want to pipeline a design. There are a possible four pipeline stages, and I want to be able to control the number of pipeline stages compiled using a config file.

In the config file I want to have the following

Code:
`define PL1
`define PL2
`define PL3
`define PL4

so that I can use
Code:
`ifdef PL3
in my code to add the respective registers. I would like any combination of pipe line stages to be used or not used.

My question is, to control my pipeline, I want an array that will be used for clock enables. If all pipeline stages were defined, this would be a 4 bit array representing {PL1, PL2, PL3, PL4}. However, if say, only 2 pipeline stages were defined, PL2 and PL4, I would like a 2 bit array representing {PL2, PL4}.

Is there a neat way of creating this array?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top