Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using the JK FF, design a ripple counter capable of implemen

Status
Not open for further replies.

jon_brutal

Newbie level 4
Joined
Sep 20, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
mauritius
Activity points
1,314
ripple counter design

Hi everyone,

Having problem with these questions, can someone help me please.

Using the JK FF, design a ripple counter capable of implementing the counting sequence as below:

F(x)={0,1,2,3,4,6,7} and repeats itself



a) Explain the workings of the circuit with special emphasis on the additional circuit required to reset the counter.

If possible, feel free to post an attachment of the circuit design for my reference.I still havent found any similar example to this question, never seen it before, please help.

Thank you.
 

Hi
Thanks for the reply. It has got somehting to do with skipped counters.

Need an example for this, i looked tru the links u recommend but it's nothing similar to the question.

Thank you & regards
 

I guess this is homework. Your teacher probably want you to put a schmitt trigger between input source and clock input.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top