Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using System ID core for Altera Startix-II without NIOS

Status
Not open for further replies.

khaila

Full Member level 2
Joined
Jan 13, 2007
Messages
121
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
2,105
I am using Altera'Startix-II with out NIOS.
I only using its memory and logic.
I want to build a component that holds the version of the current FPGA image.
this version is incremented every new version of FPGA so I can read it by Read Only register.
I have no flash.

In the past, when I used SOBC builder for NIOS, there was a component that called SYSTEM ID.

I need implementation like that.
 

Iouri

Advanced Member level 2
Joined
Aug 17, 2005
Messages
682
Helped
87
Reputation
174
Reaction score
8
Trophy points
1,298
Activity points
4,814
System ID Core.

what is wring of using System ID ???
 

khaila

Full Member level 2
Joined
Jan 13, 2007
Messages
121
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
2,105
Re: System ID Core.

used for version control.

when any external peripheral is using this FPGA should now if the current image is modified or not.
 

Iouri

Advanced Member level 2
Joined
Aug 17, 2005
Messages
682
Helped
87
Reputation
174
Reaction score
8
Trophy points
1,298
Activity points
4,814
System ID Core.

What if you map SystemID to different memory location
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top