hi,
Is it ok to use one pin from differential LVDS pairs as single ended.
I need to provide an external single ended clock for the DAC eval board.
my fpga is vx4sx95.
Normally, LVDS ist just one of many IO standards selectable for an FPGA pin respectively pin pair. You should be able to set it to e. g. 2.5V CMOS. Operated as LVDS, the output voltage may only be sufficient for an AC coupled clock input.