Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Using LUT to implement small multipliers results in savings?

Status
Not open for further replies.

kelvin_sg

Advanced Member level 4
Joined
Aug 17, 2004
Messages
102
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Location
Singapore
Activity points
852
I was implementing my design into Virtex 4 FPGA, there were a
module using 15 pieces of 8X8-bit multipliers which were originally
donw with DSP48s. The entire design uses

Number of Slices 27455 out of 89088 30%

In an experiment I constrained this module's mult_style to LUT. As
expected the Number of DSP48s reduced by 15.

I am curious the final P&R report says
Number of Slices 25915 out of 89088 29%
I like the result but how do I explain it? :?:

Timingwise, two implementations differ only by 0.04ns, I attribute it
to savings in routing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top