using cores available in xilinx

Thread starter melexia
Start date Dec 18, 2009

Status: Not open for further replies.

Dec 18, 2009

melexia

Member level 2

hi, have anybody used more than one core available in xilinx. I am using dcm, multiplier as well as floating point divider in one project but for first two they work perfectly but for third it does not even open its vhdl functional model. It opens if I click open without updating. Can anybody help

Thanks n regards

Status: Not open for further replies.

Similar threads

K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
S
Floating point IP cores Latency problem
- Started by Soh_bhat
- Mar 28, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
Why "Gowin" IP Cores available in "Gowin EDA" are encrypted?
- Started by FlyingDutch
- Feb 17, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
S
My VHDL Code is giving unexpected value after simulating with Floating point IP cores
- Started by Soh_bhat
- Apr 1, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design

using cores available in xilinx

melexia

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency