Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Use of SXT function in VHDL

Status
Not open for further replies.

sougata_vlsi13

Member level 4
Member level 4
Joined
Apr 19, 2013
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Visit site
Activity points
1,980
Can anyone please tell what is the use of SXT function in VHDL.I have searched in the net but not able to get a clear idea about that
 

SXT is not a standard VHDL function. it is part of the std_logic_arith library to sign extend a std_logic vector.

But why you would want to sign extend a std_logic_vector is silly, as a std_logic_vector is not a number.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top